ABSTRACT This paper presents a high-precision biomedical sensor system with a novel analog-frontend (AFE) IC and error correction by machine learning. The AFE IC embeds an analog-to-digital converter (ADC) architecture called successive stochastic approximation ADC. The proposed ADC integrates a stochastic flash ADC (SF-ADC) into a successive approximation register ADC (SAR-ADC) to enhance its resolution. The SF-ADC is also used as a digitally controlled variable threshold comparator to provide error correction of the SAR-ADC. The proposed system also calibrates the ADC error using the machine learning algorithm on an external PC without additional power dissipation at a sensor node. Due to the flexibility of the system, the design complexity of an AFE IC can be relaxed by using these techniques. The target resolution is 18 bits, and the target bandwidth (without digital low-pass filter) is about 5 kHz to deal with several types of biopotential signals. The design is fabricated in a 130-nm CMOS process and operates at 1.2-V supply. The fabricated ADC achieves the SNDR of 88 dB at a sampling frequency of 250 kHz by using the proposed calibration techniques. Due to the high-resolution ADC, the input-referred noise is 2.52 µV rms with a gain of 28.5 dB.
I. INTRODUCTION
Recently, spendings on health is becoming a big problem in many countries. Leading causes of these spendings are cardiovascular diseases [1] . In order to reduce these costs, it is important to detect diseases in early stage by continuous monitoring of biopotential signals such as electrocardiograms (ECGs). Therefore, the demands for low-cost wearable biomedical sensors are rapidly expanding. These kinds of sensors are driven by batteries and required to operate for a long time. In addition, a high resolution is also required because the level of a biopotentinal signal is up to few mV.
A typical block diagram for an wearable ECG monitoring system is shown in Fig. 1 
. It consists of an
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analog-front-end (AFE) IC, micro processing unit (MPU), and wireless transceiver. A low-power and high-resolution AFE is required for this application. However, it is not easy to realize such an AFE because resolution and power dissipation are in trade-off. This trade-off leads to increasing design complexity and cost. Especially, power consumption must be kept as low as possible because it directly affects the battery lifetime and size [2] .
In addition, different applications have different bandwidth, resolution, number of channels and power requirements. In order to monitor various biopotential signals, a flexible and reconfigurable AFE design platform is required. Although the previous study [3] can realize low-cost reconfigurable systems, the design complexity is usually increased by controlling analog circuits. On the other hand, a high-resolution ADC with digital-centric circuits is preferable to a reconfigurable system than an AFE with a high-gain amplifier and low-resolution ADC architecture.
The successive-approximation-register ADC (SAR-ADC) is a good selection for low-voltage and low-power biomedical sensor interface circuits [4] - [6] . Since the frequency range of biomedical signals is the DC to a few kHz [7] , the SAR-ADC can realize low power operations in exchange for low speed operations. However, the resolution of the SAR-ADC is limited by the insufficient accuracy of the internal digitalto-analog converter (DAC). -ADCs [8] , [9] are often used for high resolution applications. However, they are not easy to use in fast and multi-channel applications [10] , [11] . Therefore, in order to achieve a high-resolution SAR-ADC, a digital error correction technique is important.
To break through the above issues, the novel ADC called successive-stochastic-approximation ADC (SSA-ADC) has been proposed [11] , [12] . This architecture is based on the basic SAR-ADC and utilizes a stochastic flash ADC (SF-ADC) [13] to detect a small signal under noise level. A similar architecture called stochastic approximation register (StAR) ADC was also proposed [14] . However, the StAR ADC enhances its resolution by increasing the input range of the SF-ADC with a SAR architecture and noise sources. Therefore, it is not suitable for low voltage operation with smaller input range. On the other hand, the SSA-ADC uses SF-ADC to enhance its resolution under noise level. It also uses the SF-ADC as a digitally controlled variable threshold comparator (DCVTC) to cancel the DAC error of a SAR-ADC. The SSA-ADC is one of the good digital-centric selections for a flexible architecture, because trade-offs between power and resolution can be adjusted by the number of comparators. In this paper, the systemlevel implementation of the biomedical sensor system (especially ECG sensor) using the SSA-ADC is described, which is based on previous AFE IC implementation [12] . In addition, off-chip calibration based on machine learning algorithm is also described briefly based on the previous work [11] . This paper is organized as follows. In Section II, the system architecture is presented. In Section III, the detail of the proposed AFE and its implementation are described. The DAC error correction technique by the DCVTC is introduced in Section IV. The error correction by machine learning algorithm is presented in Section V. The experimental results are introduced in Section VI. Conclusions are given in Section VII.
II. SYSTEM ARCHITECTURE
The system architecture of the proposed biomedical sensor system is shown in Fig. 2 . For prototyping, a wireless link is not included in this system. The proposed system consists of an AFE IC and digital processing on an external PC. In this paper, the proposed AFE IC is implemented in 130-nm CMOS process. It consists of a low noise amplifier (LNA), a low pass filter (LPF), the proposed SSA-ADC, and other peripheral circuits such as a clock generator (Xtal Oscillator, XO), bias circuit and SPI interface (SPI I/F). The LNA reduces flicker noise by chopper modulation. The frequency of the chopping clock can be chosen from 31.25 kHz and 62.5 kHz. The gain is also selectable as 16.0 dB or 28.5 dB. The gain is lower than other AFEs [1] by using a high-resolution ADC. This leads to the lower supply voltage of 1.0 V for the LNA. The proposed SSA-ADC determines upper bits by SAR-ADC operations (SAR-ADC mode). The lower bits are determined by SF-ADC operations (SF-ADC mode). Due to the resolution enhancement by the SF-ADC, the comparators (described later in Sec. III) can operate with 0.5 V supply. In order to cancel the DAC error, a DCVTC realized by the SF-ADC is used in the SAR-ADC mode. The sampling frequency can be chosen from 62.5 kHz, 125 kHz and 250 kHz. For high-resolution applications, the sampling frequency of 250 kHz can be used to reduce noise by oversampling. For low-power applications, sampling frequency of 62.5 kHz can be used to reduce dynamic power dissipations. The raw ADC results are 24-bit combined data of SAR-ADC and SF-ADC modes. In this study, in order to VOLUME 7, 2019 transmit the 24-bit and 250 kHz outputs, the AFE IC and the external PC are connected with a wired (SPI) interface, which is simplified from the typical case shown in Fig. 1 In the proposed system, an error correction and post filtering are carried out on the external PC in order to enhance the resolution without any additional power dissipation on the sensor side. The error correction is based on machine learning algorithm, and parameters are obtained by foreground tests. 18-bit output is obtained from the 24-bit output by applying an error correction function. In addition, the DCVTC optimization is also carried out on the PC through controlling the AFE IC. These parameters are fed back to the AFE IC through the SPI interface.
III. AFE IC AND IMPLEMENTATION

A. STOCHASTIC FLASH ADC
The SF-ADC is a novel ADC architecture which utilizes a stochastic resonance [13] , [15] . Stochastic resonance is a phenomenon that a weak periodic signal is emphasized by optimum level of noise [16] . A single comparator can only detect periodic and optimum level signal, but aperiodic signal can also be detected by configuring a summing network of comparators [17] .
The block diagram of the SF-ADC is shown in Fig. 3 . The SF-ADC consists of an array of N comparators, which are connected in parallel, and a ones adder. The ones adder outputs a summation of comparator outputs. The ones adder output is a binary code which corresponds to the number of comparators outputting 'high' [13] , [18] . The SF-ADC uses random input-referred offset voltages V os,i (i = 1, 2, · · · , N ) and noise V n,i of each comparator as thresholds. Note that the input-referred offsets can be treated as DC noises. According to the central limiting theorem, it can be assumed that the V os,i and V n,i follow a Gaussian distribution when the number of comparators N is large enough [18] . The standard deviation of the offset and noise σ tot can be estimated as follows [11] :
where σ off and σ n are the standard deviations of V off ,i and V n,i , respectively. Therefore, the probability that the output of a comparator is high P(V in ) follows a cumulative distribution function of the Gaussian distribution, and can be written as follows [15] :
where erf(x) = (2/ √ π)
x 0 exp(−u 2 )du is the error function, V in is an input voltage. Here, it is assumed that the means of V os,i and V n,i are zero. In addition, n H is the number of comparators which output high. Note that the n H is the ones adder output of the SF-ADC. Figure 4 shows the I/O characteristic of an SF-ADC. The output code n H monotonically increases depending on the input level. According to the I/O characteristic of an SF-ADC, a DCVTC can be realized by using a digital comparator as shown in Fig. 5 . The digital comparator compares the SF-ADC output n H with a digital threshold D th and quantizes it to one-bit code. This can also be described in Fig. 4 . According to Eq. (2), the effective threshold voltage V th,eff (D th ) can be expressed by using the inverse error function erf −1 as follows [19] :
In the present study, the DCVTC carries out the DAC error correction. In the previous study, the error correction for an internal DAC of a multi-bit -ADC was also proposed [19] . 
B. SSA-ADC
The detailed block diagram of the SSA-ADC is shown in Fig. 6 . The SSA-ADC consists of an SF-ADC, digital comparator, dynamic threshold calculator and register table as well as conventional SAR-ADC building blocks (a capacitor DAC and SAR logic). In the SAR-ADC mode, a DCVTC is used, which consists of the SF-ADC and the digital comparator. The dynamic threshold calculator dynamically generates a digital threshold D th in order to cancel the DAC error. The D th is generated from the data stored in the register table. In the SF-ADC mode, the error remaining after the SAR-ADC mode is quantized. The shared noises generated by a DAC and a buffer (described later and shown in Fig. 7. ) cannot be reduced enough by taking an ensemble mean [20] . Therefore, the SF-ADC output is sampled by N s times and averaged in order to enhance resolution. Finally, The averaged SF-ADC output becomes the lower bit output D L . Outputs from the SAR-ADC mode (MSB side) and SF-ADC mode (LSB side) have N U bits and N L bits, and are denoted as D U and D L , respectively. The total output D out is generated by an off-chip error correction function. The parameters for this error correction are obtained by supervised machine learning described later.
The number of conversion steps for one sampling point is at least N U + N s + 1. In this design, one sampling period is divided into 32 steps. 13 and 4 steps are used for the SAR-ADC and SF-ADC modes, respectively. Sampling phase uses time duration corresponding to 15 steps. The total number of comparators is determined by the offset and noise distribution and desired resolution. In the present study, the total number of comparators N = 511, and oversampling ratio N s = 8 (using both clock edge for the above 4 steps), to achieve the target resolution of 18 bits under limited speed and area occupation. This is smaller than the previous studies of the SF-ADC [13] . As a result,
In addition, N U = 12, N L2 = 6, and N out = 18. Upper N L1 = 4-bits are overlapped with D U in order to cancel the error of the SAR-ADC mode. The N L1 is determined by the upper bit LSB (D U ,0 in Fig. 6(b) ) and the estimated σ tot . In the previous study, non-linearity of the SF-ADC is canceled by re-quantization [21] . In this study, N L3 = 2 bits are assigned in D L as a fractional part for this purpose. For high resolution, simple summation of the D U and D L is not so sufficient. As detailed in Sec. V, encoding and error correction are important.
C. CAPACITOR DAC
The capacitor DAC used in the SSA-ADC is shown in Fig. 7 . It consists of MIM capacitor array and MOS switches. Due to a number of comparator array, the SF-ADC has a large input capacitance. In order to drive this capacitance, a buffer is implemented in the capacitor DAC. This buffer consists of a class AB amplifier to satisfy settling requirement under low power consumption. The supply voltage of the buffer is 1.0 V and output swing is ≈0.25 V. The sample and hold function is embedded in the capacitor DAC. In the sampling period, the switches connect the capacitors to input terminals (V IN ,P , V IN ,N ). In the conversion period, the capacitors are N and V CM are generated by a band gap reference, regulators, and a resistive divider. They are buffered to drive the capacitor DAC. In this design, split capacitors C C,p(n) is used in order to reduce the area occupation. These split capacitors have unit capacitance of C U , and cause some errors [22] .
The mismatch of C U causes non-linearity error, therefore the capacitor size must be large enough in conventional designs. In this design, the capacitor mismatch is assumed to be 0.3 %. In the proposed AFE, the unit capacitors C U can be minimized unless the kT /C noise does not limit the target resolution of 18 bit. In this design, the C U = 1.2 pF to reduce kT /C noise to 7.34 µV. Considering the oversampling ratio of 25 (maximum sampling frequency of 250 kHz and bandwidth of 5 kHz), the kT /C noise is reduced to less than 18-bit LSB = 1.47 µV. Note that the switch size is determined to satisfy the settling requirement.
D. COMPARATOR
A comparator is the key building block of the SF-ADC. In this design, a dynamic latched comparator is used in order to reduce the power dissipation. The dynamic comparator is attractive for low power applications, because of no static power consumption [23] . The schematic diagram of the comparator is shown in Fig. 8 . In the SF-ADC, a number of comparators are connected in parallel, therefore kick-back noise and clock feedthrough become a serious problem. The kick-back noise is caused by the coupling of the voltage swing of the regenerative node, and clock feedthrough is caused by feeding through the clock signal to the input terminal. In the present study, a static pre-amplifier with small gain is used as a buffer in order to reduce kick-back noise and clock feedthrough. The NMOS load resistance in the pre-amplifier is useful for this purpose. The supply voltage of the comparator V DDL ≈ 0.5 V, and bias voltage V B1 ≈ 1.0 V. The NMOS load in the pre-amplifier operates in linear region.
The input range and resolution of the SF-ADC is determined by σ tot . In this design, the offset voltage can be adjusted by digital control of the capacitances: C V ,P and C V ,N [24] . According to Monte Carlo simulations, the σ off is estimated to be 3 mV after the offset calibration by C V ,P(N ) . The σ off of 3 mV can ensure 12-bit resolution of the SAR-ADC mode output (≈ 120 µV) by using the DCVTC. The estimated comparator input-referred noise σ n = 875 µV. This is usually too large for 18-bit resolution, but the SF-ADC realizes a detection of signals under the noise in the proposed system. The power consumption of each comparator is estimated at ≈ 1.4 µW under a sampling frequency of 250 kHz and a 0.5 V supply.
E. CHOPPER-STABILIZED LNA AND LPF
In the proposed AFE, a chopper-stabilized LNA [25] shown in Fig. 9 is used as an input amplifier in order to ensure flicker noise reduction regardless of device characteristics, although some papers do not use this technique [26] , [27] . The gain can be selected from 16.0 or 28.5 dB by switching the feedback resistance R F . Dummy switches are used in the CMOS switches in order to reduce the charge injection. In addition, low-swing (≈ 0.5 V) clock is used as chopping clock in order to reduce clock feedthrough. The LNA output is filtered by a passive RC-type LPF. This LPF is used as an anti-aliasing filter and attenuates out-ofband noise including flicker noises modulated by the LNA. The cut-off frequency is ≈ 5 kHz in order to address various kinds of biopotential signals. The total resolution at the input of the AFE is ≈ 2 µV with a gain of 28.5 dB because of the high-resolution SSA-ADC. The power consumption is estimated to be 200 µW with a supply of 1.0 V.
IV. DAC ERROR CORRECTION BY DCVTC
The positive-side (negative-side) capacitors C i,p(n) are weighted by powers of two. However, these capacitors include errors originated from mismatches expressed as follows [4] , [11] :
where s p = 1, s n = −1, C U is a unit capacitance, ε i is the relative deviation from (C i,p + C i,n )/2, and ε i is the relative difference between positive-side capacitance C i,p and negative-side capacitance C i,n . The split capacitor C C,p(n) is used in order to scale C i,p(n) and reduce the capacitance area. This split capacitor causes some errors because the C C,p(n) has a capacitance of C U instead of fractional value of C U [22] . In addition, parasitic capacitances C p1,p(n) and C p2,p(n) such as wiring capacitances lead to the DAC errors. Because of these mismatches, split capacitors, and parasitic capacitances, the actual DAC output V DAC is different from the ideal DAC output V DAC,ideal . Considering the non-linearity of capacitances (voltage coefficient of MIM capacitors, the buffer input capacitance, and the parasitic capacitance of MOS switches connected to V CM as shown in Fig. 7 ), the DAC error
According to the DAC error modeling by the previous study [11] , the DAC error can be divided into the errors which are independent from capacitance selections, and the errors which depend on capacitance selections. As a result, the DAC error for the digital input D in can be simplified as follows:
where E off is the error which does not depend on the input code D i . and 
The D th,j is the difference of digital thresholds from the D th,std for the input with
. Note that the δ ij is the Kronecker's delta and can be expressed as follows:
Therefore, the effective threshold V th,eff (D th,std + D th,j ) can be expressed as follows:
In the proposed system, the D th,opt is generated by using 
From Eqs. (8)- (9) 
V. ENCODING AND ERROR CORRECTION BY BAYESIAN LINEAR REGRESSION A. RE-QUANTIZATION FOR 18-BIT OUTPUTS
In the SF-ADC mode, lower-bit output D L corresponds to the probability of the residual error in the SAR-ADC mode. However, the full scale range of the SF-ADC mode does not correspond to the LSB of the SAR-ADC mode as shown in Fig. 10 . This is because the SF-ADC uses the comparator offsets including input-referred noise as reference voltages, and the full scale range is determined by these random references. This means that the full scale range of the SF-ADC is independent from the SAR-ADC reference. Therefore, in order to generate total ADC output D out , D L must be encoded as the code having the same scale of the D U . This function can be realized by re-quantization of the output D L . The parameters for this encoding should be determined after the chip is fabricated. This function is implemented in software level on an external PC, therefore additional power and area are not required at sensor nodes. In the previous study, the encoding with re-quantization improved the SNDR characteristics of the SF-ADC [21] . Similarity to the previous study, the encoding in the SSA-ADC can also improve the SNDR performance and resolution. As described in the previous section, lower N L bits are prepared for this function.
Note that the DAC error can be corrected by the DCVTC in the SAR-ADC mode. The main target of the error correction by the DCVTC is the error caused by capacitance mismatches. In the present study, the encoding with error correction is used for generating 18-bit ADC output D out and minimizing the error which remains even after the DAC error correction described in section IV. In order to carry out this encoding and error correction, parameters are required and must be determined. In the present study, supervised machine learning using Bayesian linear regression [28] , [29] was introduced in order to obtain these parameters.
B. DEFINITION OF ERROR MINIMIZATION PROBLEM
In the present study, the test analog voltage V in,ideal is applied to the ADC input and training data set is obtained. The training data set D includes the MSB-side outputs D U and the LSB-side output D L from SSA-ADC. D also includes the ideal output codes corresponding to the each test inputs,
, where k is the index of the training data set. The D (k) has the following bit configurations.
Here, an error correction function h w (D
is introduced. This correction function predicts the ideal output code D (k)
out,ideal by using the measured upper and lower outputs D
L ) is defined as follows [11] :
where D T ,
are determined by machine learning algorithm. The superscript T indicates transpose, and in addition, a vector is defined as follows:
The second and third terms on the right-hand side of Eq. (11) are corrections for the error of binary weighted value and the error depending on switch selections, respectively. These errors are caused by the capacitor mismatches. The fourth term is for encoding and error correction for the SF-ADC mode output. The fifth term is also the correction for the SF-ADC mode, but for the N L3 bits of the fractional part. By determining the set of parameters w, a corrected ADC output
is the decimal expression of the corrected output as follows:
The error of the corrected output E w (D (k) ), is defined as the difference from the ideal code as follows:
and the optimal set of w minimizes the E w (D (k) ). Therefore, the targeted error minimization problem can be expressed as follows:
where || · || 2 is the Euclidean norm, c r1 , c r2 , and c r3 are regularization constants [29] , [30] . Their related terms are used in order to prevent e i , f i,j , g i , and h i from becoming extremely large values. In the proposed system, the above minimization problem is solved by machine learning algorithm (Bayesian linear regression), as described in the next subsection.
C. BAYESIAN LINEAR REGRESSION
Now, we define the vector φ(D U , D L ) of basis functions as follows:
where p is a (2 N L −N L3 − 1)-bit thermometer code. The error correction function h w can be rewritten as,
The error minimization problem expressed by Eq. (20) can be solved analytically. However, the training data set includes errors due to the thermal noise, external disturbance and insufficient accuracy of an external test input source. Under this constraint, the linear regression using the Bayes estimation (Bayesian linear regression) is suitable for obtaining the optimal value of w [11] , [29] . The Bayes estimation is a method of estimating the posterior distribution under the prior distribution of the parameters of a model from obtained data set [29] .
First, we assume that the training data follows a normal
out , where β out is the constant which is related to the variance of the corrected data. In addition, the prior distribution of w follows a normal distribution N (w| 0, c ), where , c r1 , c r3 , . . . , c r3 , c r2 , . . . , c r2 , 0}
Note, it is assumed that δ follows a uniform distribution. The posterior distribution after obtaining the training data set D T can be expressed as p(w|D T ). Here, by maximizing p(w|D T ) for w, we can obtain [29] ,
where T is a matrix of which rows consist of
Bayesian linear regression is suitable for incremental learning which can realize effective learning with a limited number of training data [11] . An incremental learning with the Bayes estimation was proposed [29] . The parameter set w l for l-th training, can be renewed by S T l , where T l is the index set of l-th training data set [11] .
VI. EXPERIMENTAL RESULTS
The proposed AFE IC was fabricated in 130-nm CMOS process. The total chip area of the AFE IC is 2×2 mm 2 , and it was packaged in a 24-pin QFN. Figure 11 shows the die micrograph and physical layout with the annotated blocks. The chip is the same as the previous study [12] , but bias conditions are changed in this paper. In the following measurement results, the performances are evaluated on an evaluation board. Power dissipation of each block is shown in Fig. 12 . The power consumption is 5.48 mW in total. The supply voltages of the analog circuits (e.g., LNA, comparators) are provided by a regulator from 1.2 V supply. In the following measurement results, the supply of comparators V DDL = 0.53 V is provided by the regulator. The chopping clock swing is also 0.53 V. The V B1 in Fig. 8 is 1 Fig. 7 ) are 0.40 V and 0.14 V, respectively. Note that the power dissipation of the digital blocks in the SSA-ADC (ones adder, SAR logic and so on) is included in the power of logic circuits. The power consumption of the LNA is kept low by using the high-resolution SSA-ADC. In this design, the noise of the capacitor DAC is not dominant, therefore, the power consumption of the LNA and the reference buffers FIGURE 12. Power dissipation of each block (total 5.48 mW). VOLUME 7, 2019 can be reduced by reducing the unit capacitance C U . Note that increasing mismatches can be canceled by the proposed error correction techniques. The power of the buffer in Fig. 7 and the 511 comparator array (both are included in the power of the ADC) are 1.83 mW and 1.77 mW, respectively. The power of the buffer is large in order to drive the input capacitances of the comparators. This power consumption can be reduced by using a fine process to reduce these input capacitances. Figure 13 shows Figure 15 shows the error of 18-bit output D OUT without and with the machine learning. The errors are difference between actual ADC output codes and ideal (expected) output codes. The output code of the result without machine learning is generated by simply combining the upper and lower bits as shown in Fig. 6(b) . The training data set is obtained by a sinusoidal input from a high precision audio analyzer (Audio Precision SYS-2722). As shown in Fig. 15(a) , the standard deviation of code errors is 45.0 LSB without machine learning. The standard deviation of code errors with machine learning is reduced to 26.7 LSB as shown in Fig. 15(b) . Note that 200 training data sets are used for the initial learning and the number of incremental learning is 5. The number of data at each incremental learning is 100. As a result, the total number of data sets is 700. This is only 0.27% of all 2 18 patterns of data. The proposed technique can reduce the errors with less than 1 % of all patterns of data. The residual errors are caused by shared noise which is different in each training situation, therefore cannot be canceled enough. However these noises can be filtered by a digital LPF to some extent. Figure 16 shows the measured spectrum of the 18-bit ADC output after the DCVTC optimization and the machine learning for a full scale sinusoidal input. The input frequency F in is 20.5 Hz and sampling frequency F samp is 250 kHz and the number of FFT points are 2 19 . The ADC outputs were filtered by a 6-th order digital LPF with a cut-off frequency of 70 Hz, which was also implemented in software level. The cut-off frequency is typical bandwidth for ECG monitoring systems. As shown in Fig. 16 , the total SNDR is 88.2 dB, therefore the effective number of bits (ENOB) is 14.4 bits. Without the digital LPF, ENOB is 10.6 bits. The total harmonic distortion (THD) and SFDR are −93.7 dB and 94.4 dB, respectively. The ENOB is slightly improved comparing with the previous study [12] , even though the full-scale range is reduced. This is because the characteristics of the buffer in Fig. 7 is adjusted to reduce noise. The ENOB is limited Figure 18 shows the frequency responses of the AFE gain for two gain settings. The input amplitude is 71 dBµV and AFE outputs are not filtered by a digital LPF. The −3 dB cut-off frequencies are both 5.3 kHz. The cut-off frequency is determined by the anti-aliasing LPF in Fig. 9 . Due to the relatively high bandwidth, the proposed AFE can be used for several applications, such as ECG, electroencephalogram (EEG) or electromyogram (EMG)). The bandwidth of the system can be configured by a off-chip digital LPF. Figure 19 shows the input-referred noise spectral density of the AFE. The LNA gain is 28.5 dB and chopping frequency is 62.5 kHz. The total noise is 2.52 µV rms in a bandwidth of 1 -70 Hz. Therefore, the dynamic range is 70.9 dB for the gain of 28.5 dB. Note that the dynamic range is smaller than the previous study [12] . In the previous study, the dynamic range was calculated as the ratio of the maximum input level and the input-referred 18-bit LSB. In this paper, the dynamic range is calculated as the ratio of the maximum input level and the input-referred noise. The performance summary of the prototype AFE is shown in Table 1 . The ECG monitoring function is demonstrated with the prototype AFE IC. An ECG signal with 60 beats per minute (bpm) is generated by an ECG checker (NIHON KOHDEN AX-301D) and captured by the AFE IC. The measured ECG signal is shown in Fig. 20 . Note that the result is 18-bit output and filtered by a 6-th order LPF with cut-off frequency of 70 Hz. Table 2 shows the comparison with state-of-the-art biomedical sensor AFE with high resolution (> 12 bits). The proposed system realizes similar resolution even under lower supply voltage and smaller full-scale range. 
VII. CONCLUSION
The paper proposed a biomedical sensor system with a novel SSA-ADC which integrates an SF-ADC into a SAR-ADC. The SSA-ADC is a flexible architecture because it is a digital-centric architecture. The proposed system also includes the error correction technique based on machine learning. In the proposed SSA-ADC, the SF-ADC is embedded in a simple SAR-ADC and used as a DCVTC with a digital comparator in MSB-side conversion. The SF-ADC also used for the conversion of the lower bits to enhance a resolution under noise level. In this paper, the encoding and error correction are defined as a minimization problem. The parameters for an error correction function is obtained by incremental learning based on Bayesian linear regression. The DNL and INL performance was improved by the proposed error correction technique using the DCVTC for 12-bit output. The error correction by machine learning also improved the performance of the AFE. The ADC in the proposed AFE achieved 88 dB SNDR at a sampling frequency of 250 kHz with 20.5 Hz full-scale input. Since the present study is focusing on the feasibility of the proposed system, the performance of an AFE IC can be improved by circuit level. For example, as the SSA-ADC is a scalable architecture, the power and area occupation can be reduced without degrading resolution and speed by using a more advanced process. As an example, the ECG waveform was measured by the AFE. The proposed system can also be used for other multi-channel biomedical sensors (e.g., EEG or EMG) due to its high sampling rate up to 250 kHz.
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